Regviz

Silicon Labs /SiM3_NRND /SIM3L167_C /ACCTR_0 /DBCONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DBCONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/ACCTR_0/DBCONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0LDBTH0HDBTH0 (DISABLED)INTEGDCEN 0 (LOW)INTEG0 0 (LOW)INTEG1

INTEG0=LOW, INTEG1=LOW, INTEGDCEN=DISABLED

Description

Pulse Counter Debounce Configuration

Fields

LDBTH

Integrator Low Debounce.
HDBTH

Integrator High Debounce.
INTEGDCEN

PC Integrator Disconnect Enable.

0 (DISABLED): Connect integrator to 24 bit counter state machine logic.

1 (ENABLED): Disconnect the integrators from the IN0 and IN1 inputs.
INTEG0

PC Integrator 0 Output.

0 (LOW): The integrator 0 output is low.

1 (HIGH): The integrator 0 output is high.
INTEG1

PC Integrator 1 Output.

0 (LOW): The integrator 1 output is low.

1 (HIGH): The integrator 1 output is high.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data